

**LATCH TYPE SENSE AMPLIFIER METHOD AND APPARATUS**

## TECHNICAL FIELD

5           The present invention relates in general to capturing the output of a memory cell sense amplifier operating in conjunction with a high frequency circuit such as pipelined memory.

## BACKGROUND

10           Typical prior art SAs (Sense Amplifiers) used in conjunction with SRAM (Static Random Access Memory) provide only dynamic output signals. Thus the output needs to be captured within the period of the read cycle by a read-out latch. When operating in conjunction with a high frequency pipeline SRAM,  
15           such a dynamic output signal is hard to catch and distribute. Further, transmission delay concerns require that the SA be physically close to the read-out latch in these prior art circuits. When applicable, multiple SA outputs may be collected by a dynamic dotted OR circuit. Such a dotted OR circuit  
20           consumes relatively large amounts of power, especially when operating in the dynamic mode, and further occupies a large amount of space on an integrated circuit chip. The alternative to the use of a dotted OR circuit, when collecting multiple SA outputs, is to multiplex the SA outputs to a load.

25           It would thus be desirable to be able to design a multiple SA read-out path that has relatively low power consumption and does not require that the SA be physically close to the read-out latch.

## 30 SUMMARY OF THE INVENTION

          The present invention relates in general to minimizing power and circuit layout requirements for circuitry required in

a high frequency memory sense amplifier read-out path.

#### BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention, and its advantages, reference will now be made in the following  
5 Detailed Description to the accompanying drawings, in which:

FIGURE 1 is a schematic diagram of a sense latch type sense amplifier as used in this invention;

FIGURE 2 comprises a set of waveforms used in describing the present invention; and

10 FIGURE 3 is a diagram of the invention using a plurality of sense latch type SAs in combination with a dynamic NOR and a cross-coupled NAND latch to access multiple memory locations.

#### DETAILED DESCRIPTION

15 In FIGURE 1, a plurality of P type or P channel FET (field effect transistors) 10, 12, 14, 16, and 18 are shown. FETs 10, 12, 14, and 16 each have their source terminal connected to a positive voltage designated as 22. The gate of each of FETs 10, 16 and 18 are connected to a lead 24 that provides a PC (pre-charge) signal. This signal may be identical to that shown as an  
20 SAE (SA enable) and a PC signal in FIGURE 2. An N type FET 20 is shown having the SAE signal of FIGURE 2 supplied to the gate thereof. Further N type or N channel FET transistors are labeled as 26, 28, 30, and 32. As known to those skilled in the  
25 art, P type FETs act as closed switches or, in other words, turn ON to allow current flow from source to drain when the gate terminal is at a low potential with respect to the source. When the gate is open, or the same potential as the source, the FET is OFF or, in other words, does not conduct electricity. On the  
30 other hand, N type FETs act as closed or ON switches to allow current flow therethrough when the gate terminal is high or positive with respect to the source. An output lead 34, further

labeled as dl (data line) is connected to the drains of FETs 14 and 16, to the drain of FET 28 and to the gates of FETs 12 and 26. An output lead 36, further labeled as dl\_b (an opposite polarity or complementary waveform data line) is connected to the drains of FETs 10 and 12, to the drain of FET 26 and to the gates of FETs 14 and 28. A lead 38 is connected to the source of FET 28 and to the drain of FET 32. A lead 40 is connected to the source of FET 26 and to the drain of FET 30. The source and drain leads of FET 18 are connected between leads 38 and 40. A lead 42 interconnects the sources of FETs 30 and 32 to the drain of FET 20. The source of FET 20 is connected to ground or reference potential 44. FETs 12 and 26, as well as 14 and 28, are physically inter-connected to act in the same manner as commercially available C MOS (complementary metal oxide on silicon) FETs.

A plurality of signal waveforms are shown in FIGURE 2 using the same labels as used in FIGURE 1 and in FIGURE 3. The description of operation covers two clock cycles for retrieving and outputting data from a single memory cell location. As shown, the first clock cycle is labeled "Array Access," where the SA is prepared, or otherwise setup, to read the memory cell.

The second clock cycle is labeled "Read Latch" where the cell data information is transferred to an output latch. The first clock cycle is further divided into time periods from  $T_0$  to  $T_6$  corresponding to waveform transitions shown. The second time period is divided into time periods  $T_6$  to  $T_{12}$ . The clock period is further divided into evaluate and precharge periods where the evaluate period is a high potential and lasts from  $T_0$  to  $T_3$  in the first cycle and from  $T_6$  to  $T_9$  in the second cycle. In the precharge periods, intermediate the launch periods, the clock is at a low potential. A WL (word line) waveform goes positive or to a high potential at times  $T_1$  and  $T_7$  and goes negative or to a

low potential at times  $T_4$  and  $T_{10}$ . A PC (pre-charge) and SAE (sense amplifier enable) signal is normally high and goes negative at times  $T_2$  and  $T_8$  and returns positive at times  $T_5$  and  $T_{11}$ . An SOUT1 waveform is representative of the output of SA1 after passing through an inverter, as shown in FIGURE 3. This signal commences soon after time  $T_5$  when the SAE signal goes positive during the pre-charge period. The SOUT1 signal falls soon after  $T_8$ , which represents the negative going time of the SAE signal. The SOUTN waveform represents the Nth SA of an array feeding a dynamic NOR gate shown in FIG. 3. While not discussed in detail, a dash line pulse is shown to indicate that the Nth SA would have had an output somewhat before time  $T_0$  and this data would have been read during a dash line period shown in the OUTPUT waveform starting at time  $T_1$ . However, for the action being described with respect to SA1, this data shown as SOUT1 is read, starting at time  $T_7$  and ending the time of one clock period later, and is labeled as READ DATA.

In FIGURE 3, a sense latch type SA1 block is labeled 100 and is shown having an output that passes through an inverter 102 to become SOUT1. The SOUT1 output is applied to an N channel or N type FET 104. FET 104 is shown connected in parallel with a similar FET 106 between FETs 108 and 110 to form a dynamic NOR circuit 111 as enclosed by a dash line box. As shown, the FET 108 is a P type FET and has its source connected to a positive power supply, while the source of N type FET 110 is connected to ground potential. A clock signal (clk) is provided on a lead 112 to the gates of FETs 108 and 110. A sense latch type SA 114 represents the Nth one of a series of SAs supplying data from a plurality of N memory cells. As few as two memory cells and associated SAs, a dynamic logic and latch, are required to practice this invention. Operationally speaking, however, in a typical embodiment, the dynamic NOR

receives data from a set of 8 or 16 SAs. The SAs of a set are activated only one at a time. Each SA receives data from a cell selected by a source generating the waveform labeled WL. An output of SA 114 is passed through an inverter 116 to the gate of FET 106 as signal SOUTN. Additional SAs, as represented by the three dots between SAs 114 and 100, would require an appropriate additional number of FETs in the NOR gate 111 in parallel with FETs 104 and 106. An output of the NOR gate 111 is provided on a lead 118 to a NAND latch 120 and specifically to a NAND gate 122 comprising a part of latch 120. The NAND gate 122 is cross-coupled to a further NAND gate 124 in a latching configuration. A clk\_b signal is applied as a second input to the NAND gate 124. The clk\_b signal is the inverse of the clock (clk) signal on lead 112. An output of the invention is provided on a lead 128 of the latch 120.

In typical operation, there is a separate set of signals, as represented by the WL, SAE and PC waveforms, for each memory cell to be read. Further, an output will typically be provided from a different memory cell of each of a word of memory cells in consecutive clock cycles as mentioned above in conjunction with the dash line representations in FIGURE 2.

Referring now to FIGURES 1 and 2, it may be assumed that the SA of FIGURE 1 has been selected to sense a given memory cell. Between times  $T_2$  and  $T_5$ , the PC and SAE signals are low in potential, thus turning ON the FETs 10, 16 and 18 to bring the outputs 34 and 36 to substantially the same potential as the power terminal nodes 22 for a pre-charge state. Also, the leads 38 and 40, through the action of FET 18, are brought to a substantially equal potential. The WL signal activates an action to place the memory cell data potential, which data output signal is in differential format, on leads 46 and 48 commencing during the pre-charge period at time  $T_3$ . By the time

$T_5$ , this signal, from the memory cell, is large enough to sense. At time  $T_5$ , PC and SAE go high, thus turning OFF the P type FETs and turning ON the N type FETS including the FET 20 such that the FETs 30 and 32 can sense the relative polarity of the two  
5 inputs on leads 46 and 48. If lead 46 is higher in potential than lead 48, output lead 36 goes low while lead 34 remains at the high or pre-charged state. Although the output may be taken from either lead 34 or 36, it may be assumed that it is taken from lead 36, and inverted in inverter 102 of FIGURE 3 to  
10 produce the signal SOUT1 as shown in FIG. 2. As may be observed from FIG. 2, the SA 100 commences the memory cell sensing action at about time  $T_3$  but does not provide a signal to the NOR circuit 111 until after time  $T_6$  due to the delayed operation of signals passing through the various switches in the SA and whatever  
15 delays are presented by the transmission line or lead, including the inverter 102, between the SA and the NOR 111. It may also be noted that the inverters are not required to practice the invention but when used provide design freedom in the length of the connection path between the sense latches and the NOR  
20 circuit 111.

The NOR 111 is activated, for the data to be received from SA 100, by the clock received on lead 112 at time  $T_6$ . This data logic level is transferred to the latch 120, which holds the data for one clock cycle shown as READ DATA in connection with  
25 the OUTPUT waveform in FIGURE 2.

Although the invention has been described with reference to a specific embodiment, this description is not meant to be construed in a limiting sense. Various modifications of the disclosed embodiment, as well as alternative embodiments of the  
30 invention, will become apparent to persons skilled in the art upon reference to the description of the invention. It is therefore contemplated that the claims will cover any such

modifications or embodiments that fall within the true scope and spirit of the invention.